Layout Data in Tcad Frameworks
نویسندگان
چکیده
Today Technology CAD (TCAD) tools are essential to the development of modern Integrated Circuit (IC) fabrication processes. They are as well, required in the design/ optimization of very detailed and critical circuits related to a given IC process, where the usual higher level tools in Electronic Design CAD (ECAD) frameworks do not exhibit the precision or the features required. The boundary between TCAD and ECAD is not well established, and the interfacing between the two must be handled. This paper describes how ECAD and TCAD are linked inside the Viennese Integrated System for Technology CAD Applications (VISTA).
منابع مشابه
Layout Design Rule Generation with TCAD Tools for Manufacturing
Thls paper presents a methodology for estimating the effects of changes in the layout design rules on the manufacturability of a VLSl technology. 2-D process and device simulations were used to estimate parametric yield, while functional yield was predicted with state-of-theart y~eld modeling tools. A spectrum of TCAD tools was therefore capable of estimating the resulting number of good chips ...
متن کاملIndustrial Demands on Process and Device Simulation
In this paper, we will give our view of the role of TCAD in the industrial technology development process, as well as of the division of labor between industrial TCAD, vendors of commercial TCAD software, and academia. Furthermore a list of model shortcomings is presented that we feel still prevent broad productive use of TCAD in industrial technology development. In the end we will define our ...
متن کاملRigorous Capacitance Simulation of DRAM Cells
As dynamic RAM cell size is being scaled down, the storage capacitor design becomes more difficult because its capacitance cannot scale as much. The solutions are leading to complex structures which require an accurate description of the fabrication process, making technology CAD (TCAD) simulations necessary. We introduce a set of layout-driven TCAD tools to perform capacitance extraction of th...
متن کاملA constructive genetic algorithm for gate matrix layout problems
This paper describes an application of a Constructive Genetic Algorithm (CGA) to the Gate Matrix Layout Problem (GMLP). The GMLP happens in very large scale integration (VLSI) design, and can be described as a problem of assigning a set of circuit nodes (gates) in an optimal sequence, such that the layout area is minimized, as a consequence of optimizing the number of tracks necessary to cover ...
متن کاملRadiation-hard Layout Structures on Bulk and SOI Process by Device-level Simulations
This paper analyze the soft error tolerance related to layout structures on 65-nm bulk and SOI processes. The layout structure in which well contacts are placed between redundant latches suppresses MCU effectively. Also the tolerance of SOI structure transistor is estimated by TCAD simulations. The charge collection mechanism is suppressed by the BOX (Buried Oxide) in SOI transistor. Charge sha...
متن کامل